

12-30-99

A

Please type a plus sign (+) inside this box [+]

PTO/SB/05 (12/97)

Approved for use through 09/30/00. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new non-provisional applications under 37 CFR 1.53(b))

Attorney Docket No. 042390.P5761Total Pages 2First Named Inventor or Application Identifier George ThangaduraiExpress Mail Label No. EL236239645US

jc678 U.S. PTO

09/473448

12/28/99

ADDRESS TO: Assistant Commissioner for Patents
 Box Patent Application
 Washington, D. C. 20231

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

1. X Fee Transmittal Form
(Submit an original, and a duplicate for fee processing)
2. X Specification (Total Pages 33)
(preferred arrangement set forth below)
 - Descriptive Title of the Invention
 - Cross References to Related Applications
 - Statement Regarding Fed sponsored R & D
 - Reference to Microfiche Appendix
 - Background of the Invention
 - Brief Summary of the Invention
 - Brief Description of the Drawings (if filed)
 - Detailed Description
 - Claims
 - Abstract of the Disclosure
3. X Drawings(s) (35 USC 113) (Total Sheets)
4. X Oath or Declaration (Total Pages 11)
 - a. Newly Executed (Original or Copy)
 - b. Copy from a Prior Application (37 CFR 1.63(d))
(for Continuation/Divisional with Box 17 completed) (**Note Box 5 below**)
 - i. **DELETIONS OF INVENTOR(S)** Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).
5. Incorporation By Reference (useable if Box 4b is checked)
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6. Microfiche Computer Program (Appendix)
7. Nucleotide and/or Amino Acid Sequence Submission

(if applicable, all necessary)

- a. _____ Computer Readable Copy
b. _____ Paper Copy (identical to computer copy)
c. _____ Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

8. _____ Assignment Papers (cover sheet & documents(s))
9. _____ a. 37 CFR 3.73(b) Statement (where there is an assignee)
_____ b. Power of Attorney
10. _____ English Translation Document (if applicable)
11. _____ a. Information Disclosure Statement (IDS)/PTO-1449
_____ b. Copies of IDS Citations
12. _____ Preliminary Amendment
13. X _____ Return Receipt Postcard (MPEP 503) (Should be specifically itemized)
14. _____ a. Small Entity Statement(s)
_____ b. Statement filed in prior application, Status still proper and desired
15. _____ Certified Copy of Priority Document(s) (if foreign priority is claimed)
16. Other: _____

17. If a **CONTINUING APPLICATION**, check appropriate box and supply the requisite information:

____ Continuation ____ Divisional ____ Continuation-in-part (CIP)
of prior application No: _____

18. **Correspondence Address**

____ Customer Number or Bar Code Label _____
(Insert Customer No. or Attach Bar Code Label here)
or

X Correspondence Address Below

NAME James M. Wu, Reg. No. 45,241
BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

ADDRESS 12400 Wilshire Boulevard
Seventh Floor

CITY Los Angeles STATE California ZIP CODE 90025-1026

Country U.S.A. TELEPHONE (408) 720-8598 FAX (408) 720-9397

UNITED STATES PATENT APPLICATION

FOR

A NOVEL WAY TO SAVE PROCESSOR ARCHITECTURAL STATE FOR
LATER PROCESS RESUMPTION

Inventors:

George Thangadurai
Erik T. Lode

Prepared By:

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP
12400 Wilshire Boulevard
Seventh Floor
Los Angeles, California 90025-1026
(408) 720-8598

Attorney's Docket No.: 042390.P5761

"Express Mail" mailing label number: EL236239645US

Date of Deposit: December 28, 1999

I hereby certify that I am causing this paper or fee to be deposited with the United States Postal Service "Express Mail Post Office to Addressee" service on the date indicated above and that this paper or fee has been addressed to the Assistant Commissioner for Patents, Washington, D. C. 20231

Cindy Murphy

(Typed or printed name of person mailing paper or fee)

(Signature of person mailing paper or fee)

(Date signed)

Cindy Murphy
12/28/99

A NOVEL WAY TO SAVE PROCESSOR ARCHITECTURAL STATE FOR LATER PROCESS RESUMPTION

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates generally to the field of computer systems. Specifically, the present invention relates to data storage.

Description of the Related Art

Computer systems encounter many situations where some level of system state preservation is necessary. Several examples of such situations include machine checks, processing interrupts, context switching, and low power operations. In the following descriptions, the terms machine check, processing interrupt, and system exception are synonymous.

An interrupt typically involves the suspension of processing at a first location of a program and transfer of processing to a second location of the program upon the occurrence of an error in the system. After transferring to the second location, several system and processor parameters and registers (collectively known as architectural state or processor state) are preserved by being stored to a random access memory ("RAM"). Upon return from the interrupt, the architecture state may be restored from the memory and

SUMMARY OF THE INVENTION

A data processing system identifies a first logic value stored in a first register and branches to a first predefined location within the programming code based upon the first logic value. The first register is used as a scratch
5 register during the execution of the programming code. After the execution of the programming code, the first logic value is restored in the first register.

Additional features and benefits to the present invention will become apparent from the detailed description, figures and claims set forth below.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will be understood more fully from the detailed description given below and from the accompanying drawings of various
5 embodiments of the invention, which, however, should not be taken to limit the invention to the specific embodiments, but are for explanation and understanding only.

Figure 1 is a block diagram of one embodiment of the computer system.

10 **Figure 2** illustrates one embodiment of computer system configuration.

Figure 3 is a block diagram of one embodiment of the processing unit.

Figure 4 is a block diagram of one embodiment of a register file.

15 **Figure 5** is a flow chart illustrating one embodiment of a process for storing one bit data in the code.

Figure 6 is a flow chart illustrating one embodiment of a process for storing two bits data in the code.

Figure 7 illustrates one embodiment of saving the content of general-purpose registers in machine specific registers.

Figure 8 illustrates an embodiment of a NaT (“Not a Thing”) operation.

Figure 9 is a flow chart illustrating an embodiment of a process for implementing a NaT operation.

- 5 **Figure 10** is a flow chart illustrating one embodiment of a process for performing a conditional move operation using a predicate register as a condition.

Figure 11 is a flow chart illustrating one embodiment of a process for storing a two-bit data.

DETAILED DESCRIPTION

A method and an apparatus for restoring logic states in registers is described.

In the following description, for purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one skilled in the art that the present invention can be practiced without these specific details. In other instances, well-known structures and devices are shown in block diagram form in order to avoid obscuring the present invention.

Some portions of the detailed descriptions that follow are presented in terms of algorithms and symbolic representations of operations on data bits within a computer memory. These algorithmic descriptions and representations are the means used by those skilled in the data processing arts to most effectively convey the substance of their work to others skilled in the art. An algorithm is here, and generally, conceived to be a self-consistent sequence of steps leading to a desired result. The steps are those requiring physical manipulations of physical quantities. Usually, though not necessarily, these quantities take the form of electrical or magnetic signals capable of being stored, transferred, combined, compared, and otherwise manipulated. It has proven convenient at times, principally for reasons of common usage, to refer to these signals as bits, values, elements, symbols, characters, terms, numbers, or the like.

It should be borne in mind, however, that all of these and similar terms are to be associated with the appropriate physical quantities and are merely convenient labels applied to these quantities. Unless specifically stated otherwise in the following discussions, it is appreciated that

5 throughout the present invention, discussions utilizing terms such as "processing" or "computing" or "calculating" or "determining" or "displaying" or the like, refer to the action and processes of a computer system, or similar electronic computing device, that manipulates and transforms data represented as physical (electronic) quantities within the computer system's registers and memories into other data similarly represented as physical
10 quantities within the computer system memories or registers or other such information storage, transmission or display devices.

The present invention also relates to an apparatus for performing the operations herein. This apparatus may be specially constructed for the
15 required purposes, or it may comprise a general-purpose computer selectively activated or reconfigured by a computer program stored in the computer. Such a computer program may be stored in a computer readable storage medium, such as, but is not limited to, any type of disk including floppy disks, optical disks, CD-ROMs, and magnetic-optical disks, read-only
20 memories (ROMs), random access memories (RAMs), EPROMs, EEPROMs, magnetic or optical cards, or any type of media suitable for storing electronic instructions, and each coupled to a computer system bus.

The algorithms and displays presented herein are not inherently related to any particular computer or other apparatus. Various general-

purpose systems may be used with programs in accordance with the teachings herein, or it may prove convenient to construct a more specialized apparatus to perform the required method steps. The required structure for a variety of these systems will appear from the description below. In

5 addition, the present invention is not described with reference to any particular programming language. It will be appreciated that a variety of programming languages may be used to implement the teachings of the invention as described herein.

OVERVIEW

10 Restoring a previously stored value from a temporary storage, such as a register, using programming code after the temporary storage is used as a scratch register is described. In one embodiment, the process of a data processing system identifies a first logic value stored in a first register and branches to a first location of the programming code in response to the first
15 logic value. The first logic value can be restored back to the first register since the first location is specifically dedicated to the first logic value. Accordingly, the first register can be used as a scratch register for the subsequent instruction execution. After completion of the execution, the first logic value is restored in the first register in response to the first location.

20

Referring to **Figure 1**, an embodiment of a computer system 100 is shown. Computer system 100 comprises a bus or other communication means 111 for communicating information, and a processor 112 coupled with

bus 111 for processing information. Processor 112 includes microprocessor, but not limited to a microprocessor, such as an Intel Architecture Microprocessor™, manufactured by Intel Corporation of Santa Clara, California. Processor 112 may also be another processor such as the

5 PowerPC™, Alpha™, et cetera.

System 100 further comprises a random access memory (RAM), or other dynamic storage device 104 (referred to as main memory) coupled to bus 111 for storing information and instructions to be executed by processor 112. Main memory 104 may also be used for storing temporary variables or

10 other intermediate information during execution of instructions by processor 112. Computer system 100 also comprises a read only memory (ROM) and/or other static storage device 106 coupled to bus 111 for storing static information and instructions for processor 112, and a data storage device 107, such as a magnetic disk or optical disk and its corresponding disk drive.

15 Data storage device 107 is coupled to bus 111 for storing information and instructions.

Computer system 100 may further be coupled to a display device 121, such as a cathode ray tube (CRT) or liquid crystal display (LCD), coupled to bus 111 for displaying information to a computer user. An alphanumeric

20 input device 122, including alphanumeric and other keys, may also be coupled to bus 111 for communicating information and command selections to processor 112. An additional user input device is cursor control 123, such as a mouse, trackball, trackpad, stylus, or cursor direction keys, coupled to

bus 111 for communicating direction information and command selections to processor 112, and for controlling cursor movement on display 121.

Another device which may be coupled to bus 111 is hard copy device 124, which may be used for printing instructions, data, or other information on a medium such as paper, film, or similar types of media. Furthermore, a sound recording and playback device, such as a speaker and/or microphone may optionally be coupled to bus 111 for audio interfacing with computer system 100. However, it can be appreciated that other configurations of the computer system may include some or all of the devices.

Figure 2 illustrates one embodiment of computer architecture 200. Architecture 200 contains an application layer 202, an operating system ("O/S") 204, a system firmware layer ("SF") 206, a processor firmware layer ("PF") 208, and a processor layer 210. In one embodiment, PF 208 is also referred to as the process abstraction layer ("PAL"). Other layers or levels may be added, such as, for example, an assembly layer and a microcode layer.

Application layer 202, which is referred to herein as a problem-oriented language, includes high level languages used by application programmers or users to solve problems. High level languages, such as, for example, Ada, BASIC, C, C++, COBOL, PASCAL, may be included in application layer 202. Operating system 204, such as Windows, DOS, and UNIX, is used to support application layer 202 by coordinating the use of the hardware among the various application programs.

SF 206 is a layer that is situated between operating system 204 and PF 208 where SF 206 includes various control codes, such as a basic input-output system ("BIOS") 236 for facilitating system operations. For example, BIOS 236 controls the low-level resources of the computer systems. SF 206 is also
5 known as a system firmware.

A specific version of the processor needs a specific version of PF before the processor can function properly. In other words, a current version of PF may be used with a current or earlier released processor. It is appreciated that a system may contain multiple processors and each
10 processor may require different version of PF.

PF 208 is situated between SF 206 and processor layer (or hardware layer) 210. PF 208 is often considered a part of a processing unit and is responsible for executing non-critical processing functions, such as, for example, PF_revision 228 or interrupt handler 238. In one embodiment,
15 interrupt handler 238 saves the architectural state in a non-cacheable area of the memory.

For example, when PF 208 is unable to handle the error, PF 208 collects the error information and, subsequently, passes the error information to SF 206. Once the error is recovered or fixed, the process returns to the
20 location in the program immediately following the location at which the interrupt occurred. It should be appreciated that PF 208 may include other non-time critical functions.

Processor layer 210, which is also referred to herein as hardware layer, including execution devices, memory devices, decoders, et cetera, is the lowest level. Processor layer 210 may further contain a digital layer where various circuits are used to implement logic functions. The processor layer
5 210 might be further divided into other layers such as a gate layer and a semiconductor layer. It should also be appreciated that moving non-time critical functions from processor layer 210 to PF 208 enhances overall system performance.

Figure 3 is a block diagram of one embodiment of the processing unit
10 300. Processing unit 300 includes a bus interface 302, a cache 304, a decoder 306, a register file 308, a floating-point execution unit 312, and an integer execution unit 310. Of course, processing unit 300 may contain additional circuitry, which is not necessary to understanding the invention.

Integer execution unit 310, which further includes an integer
15 arithmetic logic unit ("ALU") 322, is used for executing integer instructions received by processing unit 300. Integer execution unit 310 performs various data manipulations including storing, fetching, addressing, and integer calculations. Integer execution unit 310 is further coupled to floating-point execution unit 312. In one embodiment, integer execution unit 310 includes
20 floating-point execution unit 312. Floating-point execution unit 312 includes a floating-point ALU 320 to perform floating-point arithmetic.

Integer execution unit 310 is coupled to a register file 308 via an internal bus 330. Register file 308 represents a storage area on processing unit 300 for storing information, including data. One embodiment of the

register file 308 contains various special registers, such as machine specific registers, status registers, et cetera. Integer execution unit 310 is further coupled to a cache 304 and a decoder 306. Cache 304 is used to cache data and/or control signals from, for example, main memory 104 as shown in

5 **Figure 1.** Decoder 306 is used for decoding instructions received by processing unit 300 into control signals and/or micro-code entry point. In response to these control signals and/or microcode entry point, integer execution unit 310 performs the appropriate operations. Decoder 306 may be implemented using any number of different mechanisms (e.g., a look-up
10 table, a hardware implementation, etc.).

Bus interface 302 is used to communicate between processing unit 300 and the rest of the components in the system, such as main memories, input/output devices, and system bus. Other components may be included in processing unit 300, such as a second level cache.

15 **Figure 4** is a block diagram illustrating one embodiment of the register file 400 used in processing unit 300. Register file 400 contains various registers for temporary storage locations during instruction execution. In one embodiment, the register file 400 includes a general-purpose register ("GR") file 402, a GR valid register 403, a floating-point
20 register file 420, predicate registers ("PR") 422, branch registers 424, machine specific registers ("MSR") 426, and status registers 428.

GR file 402 contains multiple GRs. In one embodiment, each GR may be 32, 64, 128, or 256 bits wide. In one embodiment, GR file 402 may contain up to 128 GRs where each GR can be used by any execution unit. GR valid

register 403 is a bit accessible register where each bit corresponds to a GR in GR file 402. A bit accessible register is a register in which every bit stored therein can be independently fetched and stored. Each bit of GR valid register 403 indicates whether the corresponding GR contains valid data. For example, V0, V1, V2, V3, . . . Vx of GR valid register 403 are used to indicate whether GR0 410, GR1 412, GR2 414, GR3 416, . . . GRx 418, respectively, contain valid data.

Floating-point register file 420 commonly contains multiple floating-point ("FP") registers where each FP register is typically dedicated to floating-point unit 312. FP registers provide temporary storage for the floating-point unit 312 during FP instruction execution. Predicate register ("PR") 422 is also a bit accessible register used for branch predication and conditional move instructions. Moreover, status registers 428 stores the status of processing unit 300 and branch registers 424 store instruction addresses, which branch instructions use to store branch targets.

In one embodiment, interrupts are typically caused by errors or exceptions during instruction execution. In order to handle an interrupt, the architectural state is first saved so that the process can return to the same states after the interrupt is recovered. Accordingly, MSR 426 may be used to save the architectural state. It is appreciated that other types of registers may be included in register file 400, such as integer registers, but they are not necessary to comprehending the invention.

Figure 5 is a flow chart 500 illustrating one embodiment for using programming code to store one bit of data. A process begins at start block

502 and proceeds to block 504 where the process examines whether a bit register ("bit-reg") is zero. Bit-reg can be any bit accessible register.

If block 504 is true, which indicates that bit-reg is zero, the process proceeds from block 504 to block 506. At block 506, the process uses bit-reg
5 as a scratch register during the subsequent instruction execution. A scratch register for purposes herein is a register that can be used for temporary storage or indexing during instruction execution. For example, the process may use a bit-reg as a scratch register during a process of saving architecture state. After block 506, the process proceeds to block 510 where the value of
10 the bit-reg is restored when the scratch register is no longer being needed for saving architecture state. At block 510, the process sets bit-reg to zero in response to the location of the programming code. After block 510, the process proceeds to block 530.

If block 504 is false, which indicates bit-reg is one, the process
15 proceeds from block 504 to block 508. At block 508, the process uses bit-reg as a scratch register during the subsequent instruction execution. It should be noted that procedures executed in block 508 are similar to block 506. After block 508, the process proceeds to block 512 where the value of the bit-reg is recovered when the scratch register is no longer being needed for
20 saving architecture state. At block 512, the process sets bit-reg to one in response to the location of the programming code. After block 512, the process proceeds to block 530.

At block 530, the process continues to execute the rest of the programming code using the restored value of the bit-reg. Upon completion

of execution, the process moves to block 532 where the process ends. It should be noted that the different logic value would be restored in the bit-reg by the different path of the flow chart 500. For example, path 1 of the flow chart 500 restores a value of zero to the bit-reg while path 2 restores a value of one to the bit-reg. The same approach may be used to restore more than two values. For example, four paths may be used to restore 4 values, eight paths may be needed to restore 8 values, and sixteen paths may be required to store 16 values, and so forth.

Figure 6 is a flow chart 600 illustrating one embodiment of a process for using the programming code to store two logic values or two-bit data. Referring to **Figure 6**, the process begins at block 602 and proceeds to block 604 where the process examines whether the first bit of register A ("RegA[0]") is zero. RegA can be any register, such as GR, predicate register, et cetera.

If block 604 is true, which indicates that RegA[0] is zero, the process proceeds from block 604 to block 630. At block 630, the process examines whether the second bit of register A ("RegA[1]") is zero. If block 630 is true, which indicates that RegA[1] is zero, the process proceeds from block 630 to block 632. At block 632, the process uses RegA ("RegA[0:1]") as a scratch register during subsequent instruction execution. When the scratch register is no longer needed, the process proceeds from block 632 to block 634 where the value of RegA[0:1] is restored. At block 634, the process restores RegA[0:1] to zeros. After completion of restoration, the process proceeds from block 634 to block 670.

If block 630 is false, which indicates that RegA[1] is one, the process proceeds from block 630 to block 642. At block 642, the process uses RegA[0:1] as a scratch register during the subsequent instruction execution. When the scratch register is no longer needed, the process proceeds from
5 block 642 to block 644 where the value of RegA[0:1] is restored. At block 644, the process restores a zero to RegA[0] and a one to RegA[1]. After completion of recovery, the process proceeds from block 644 to block 670.

If block 604 is false, which indicates that RegA[0] is one, the process proceeds from block 604 to block 650. At block 650, the process examines
10 whether RegA[1] is zero. If block 650 is true, which indicates that RegA[1] is zero, the process proceeds from block 650 to block 652. At block 652, the process uses RegA[0:1] as a scratch register for the subsequent instruction execution. When the scratch register is no longer needed, the process proceeds from block 652 to block 654 where the value of RegA[0:1] is
15 restored. At block 654, the process restores a one to RegA[0] and a zero to RegA[1]. After completion of recovery, the process proceeds from block 654 to block 670.

If block 650 is false, which indicates that RegA[1] is one, the process proceeds from block 650 to block 662. At block 662, the process uses
20 RegA[0:1] as a scratch register during the subsequent instruction execution. Upon completion of the execution, the process proceeds from block 662 to block 664 where the value of RegA[0:1] is restored. At block 664, the process restores RegA[0:1] to ones. After completion of recovery, the process proceeds from block 664 to block 670.

At block 670, the process continues to execute the rest of the programming code. After block 670, the process moves to block 672 where the process ends. It should be noted that blocks 632, 642, 652, and 662 essentially perform the same tasks. Moreover, the same approach may be used to store more than two bits.

The following example illustrates an embodiment of a processor storing two-bit logic states in a programming code. In this example, the processor is a 64-bit processor architecture that consists 128 GRs, NaT (“Not a Thing”) bits, predicate registers, branch registers, floating-point registers, application registers, control registers, and status registers. In one embodiment, NaT bit is a bit accessible register. Each NaT bit is associated with a corresponding GR where the NaT bit indicates whether the corresponding GR contains valid data. In other words, the NaT bit performs similar functions as the GR valid register 403 shown in **Figure 4**. In an alternative embodiment, the processor uses a reduced set number of resources to handle an interrupt. In other words, only a reduced set number of GRs need to be saved for architecture state before handling the interrupt.

Figure 7 is a block diagram 700 illustrating an embodiment of saving GRs in MSRs using conditional move operations when an interrupt occurs. Referring to **Figure 7**, a general-purpose register file (“GRF”) 702, multiple NaT bits, and MSR 710 are shown. GRF 702 contains first 32 GRs of 128 GRs, which is a part of the reduced set of registers (or resources) that are needed for saving the architecture state. In this example, the first 32 GRs must be

saved before the interrupt can be handled. In other words, the interrupt handler uses the first 32 GRs to recover from the interrupt.

Each NaT bit indicates whether the corresponding GR contains valid data. If NaT bit is not set, the GR associated with the NaT bit contains valid data and it must be saved in the corresponding MSR before handling the interrupt. If NaT bit is set, the GR associated with the NaT bit contains invalid data and consequently, the preservation of the content of GR would not be necessary.

Figure 8 shows a logic diagram 800 illustrating a function of an embodiment of NaT bit. Referring to **Figure 8**, an inverter 806 and an AND gate 810 are shown. The input of inverter 806 is fed by a NaT bit 802 and the output of the inverter 806 is connected to the input of AND gate 810. The other input of AND gate 810 is fed by GR 804. In operation, if NaT is not set, which indicates that the content of GR 804 is valid, GR 804 is passed to MSR 814. However, if NaT 802 is set, which indicates the content of corresponding GR 804 is not valid, an interruption is taken to indicate an illegal move 812. Thus, a move from GR to MSR will fail when an illegal move occurs.

Figure 9 is a flow chart 900 illustrating an embodiment of a process of performing NaT operation. Referring to **Figure 9**, a process of move operation starts at block 902 and proceeds to block 904 where the process checks whether NaT bit equals to zero or not. If block 904 is true, which indicates that the GR corresponding to the NaT bit contains valid data, the process proceeds to block 906. Block 906 indicates that the move operation is

proper. After block 906, the process moves to block 910 where the process ends.

On the other hand, if block 904 is false, which indicates that data in the corresponding GR is invalid, the process proceeds to block 908 where an
5 interruption for illegal move is asserted. After block 908, the process proceeds to block 910 where the process ends.

It should be noted that during a recovery of an interrupt, a system commonly cannot handle another interrupt before the first interrupt is recovered because the second interrupt often writes over and destroys
10 architectural state saved for the first interrupt. Accordingly, moving GR to MSR during an interrupt recovery may cause a second interrupt if the NaT bit is set. To avoid a second interrupt, a conditional move operation is used in this example.

Figure 10 is a flow chart 1000 illustrating one embodiment of a
15 process for performing a conditional move operation using a predicate register as a condition. Referring to **Figure 10**, the process for the conditional move operation starts at block 1002 and proceeds to block 1004 where the process checks whether the predicate register is zero. If block 1004 is true, which indicates that predicate register is one, the process moves to block
20 1006 where the move operation from GR_x to MSR takes place. After block 1006, the process moves to block 1008 where the process ends.

If block 1004 is false, which indicates predicate register is zero, the process does nothing. After block 1004, the process proceeds to block 1008

where the process ends. The conditional move instruction 1010 can be represented as

(PRx) move MSR[index]=GRx

as shown in **Figure 10**. Thus, a second interrupt can be avoided by using

- 5 conditional move operation 1010 when the complement of the NaT bit is loaded to the predicate register. In other words, the move operation would not be performed if the condition fails.

- Since the predicate registers are typically considered as a part of the reduced set number of registers and they need to be saved before they can be used as conditions, **Figure 11** illustrates an example of storing the predicate registers in the programming code. Referring to **Figure 6**, the process starts at block 1102 and proceeds to block 1104 where the process examines whether predicate register x ("PRx") is zero. If block 1104 is true, which indicates PRx is zero, the process proceeds to block 1130 where the process examines whether predicate register y ("PRy") equals zero.
- 10
- 15

- If block 1130 is true, which indicates that PRy is zero, the process proceeds to block 1142. At block 1142, the process sets PRx equal to the complement of the value of bit position zero of NaT register, which is used to indicate the status of the general purpose register zero, hereinafter referred to as !GR[0].NaT, and PRy equal to !GR[1].NaT, which is the value of the complement of the bit position one of NaT register that is used to indicate the status of the general purpose register one. Upon properly setting PRx to the complement of the NaT bit corresponding to GR[0] and PRy to the
- 20

complement of the NaT bit corresponding to GR [1], GR[0] is saved in MSR[0] if NaT is not set and GR[1] is saved in MSR[1] if NaT is not set. After saving GR[0] and GR[1], GR[0] and GR[1] become scratch registers and they may, in one embodiment, be used as indexing registers.

- 5 After block 1132, the process proceeds to block 1133 where the process checks whether GR[0] exceeds the predefined value. In one embodiment, the predefined value may be 16, 32, 64, or 128. If GR[0] is less than the predefined value, GR[0] and GR[1] are incremented and the remaining steps listed in block 1133 are performed. Once the process reaches to the end of
- 10 block 1133, the process loops back to the beginning of block 1133. However, if GR[0] is equal or greater than the predefined value, the process exists block 1133.

- Upon completion of block 1133, the process proceeds to block 1134 where the content of PRx and PRy are restored. PRx is restored to zero and
- 15 PRy is restored to zero. After block 1134, the process proceeds to block 1170 to continue the execution.

- If block 1130 is false, which indicates that PRx is zero and PRy is one, the process proceeds to block 1142 and block 1143 where the same steps listed in blocks 1132 and 1133, as described previously, are performed. Upon
- 20 completion of block 1143, the process proceeds to block 1144 where the content of PRx and PRy are restored. PRx is restored to zero and PRy is restored to one. After block 1144, the process proceeds to block 1170 to continue the execution.

If block 1104 is false, which indicates PRx is one, the process proceeds to block 1150 where the process examines whether predicate register y ("PRy") equals zero.

5 If block 1150 is true, which indicates that PRy is zero, the process proceeds to block 1152 and block 1153 where the same steps listed in blocks 1132 and 1133, as described previously, are performed. Upon completion of block 1153, the process proceeds to block 1154 where the content of PRx and PRy are restored. PRx is restored to one and PRy is restored to zero. After block 1154, the process proceeds to block 1170 to continue the execution.

10 If block 1150 is false, which indicates that PRy is one, the process proceeds to block 1162 and block 1163 where the same steps listed in blocks 1132 and 1133, as described previously, are performed. Upon completion of block 1163, the process proceeds to block 1164 where the content of PRx and PRy are restored. PRx is restored to one and PRy is restored to one. After
15 block 1164, the process proceeds to block 1170 to continue the execution.

At block 1170, the process saves the rest of the processor states. After block 1170, the process moves to block 1172 where the process ends.

It should be noted that all paths use similar blocks, such as blocks 1132 and 1133. However, the differences are the restoration blocks. As can be
20 seen, this approach is not limited to store 2-bit information.

Whereas many alterations and modifications of the present invention will no doubt become apparent to a person of ordinary skill in the art after having read the foregoing description, it is to be understood that the various

embodiments shown and described by way of illustration are in no way intended to be considered limiting. Therefore, references to details of various embodiments are not intended to limit the scope of the claims, which in themselves recite only those features regarded as essential to the invention.

Thus, a method and apparatus for restoring logic states in a register using programming code have been described.

CLAIMS

What is claimed is:

- 1 1. A method for restoring a memory value comprising:
2 identifying a first logic value stored in a first register;
3 branching to a first predefined location within programming code
4 based upon the first logic value;
5 utilizing the first register as a scratch register during execution of the
6 programming code;
7 restoring the first logic value back to the first register after execution
8 of the programming code has finished.
- 1 2. The method of claim 1 further comprising detecting an occurrence
2 of an interrupt during execution.

1 3. The method of claim 1 further comprising:
2 identifying a second logic value stored in a second register;
3 branching to a second predefined location within the programming
4 code based upon the second logic value;
5 utilizing the second register as scratch register during execution of the
6 programming code;
7 restoring the second logic value back to the second register in
8 response to the second predefined location.

1 5. The method of claim 1, wherein the branching to a first
2 predefined location further including identifying the first predefined location
3 from a plurality of predefined locations in the programming code.

1 6. The method of claim 1 further comprising executing the
2 programming code in a processor firmware layer.

1 7. The method of claim 1 further comprising storing the
2 programming code in a non-volatile memory.

1 8. The method of claim 1 further comprising utilizing the first
2 register as an index register during execution of the programming code.

1 9. The method of claim 1 further comprising utilizing the first
2 register as a predicate register during execution of the programming code.

1 10. The method of claim 1 further comprising saving rest of processor
2 states before execution of interrupt handlers.

1 11. A digital processing system comprising:
2 an execution unit;
3 a general purpose register file coupled to the execution unit
4 containing a plurality of general-purpose registers;
5 a memory coupled to the execution unit for storing a processor
6 abstraction layer, the processor abstraction layer further
7 including interrupt handlers, each of the interrupt handler
8 further including saving architecture state code, the saving
9 architecture state code further including a plurality of
10 predefined sections, wherein each the predefined section
11 corresponds to a logic value of a register whereby the logic
12 value can be restored in response to the predefined sections.

1 12. The digital processing system of claim 11, wherein the saving
2 architecture state code is stored in a non-volatile memory.

1 13. The digital processing system of claim 11, wherein the register is
2 multiple bits wide.

1 14. The digital processing system of claim 11, wherein the logic value
2 can be restored in the register.

1 15. The digital processing system of claim 11, wherein the logic value
2 is restored in a memory location.

1 16. The digital processing system of claim 11, wherein the register is a
2 general-purpose register.

1 17. The digital processing system of claim 11, wherein the register is a
2 predicate register.

1 18. An article of manufacture for use in a digital processing system
2 for storing a logic value in a programming code, the article of manufacture
3 comprising a machine readable medium having machine readable program
4 code embodied in the medium, the program code comprising:
5 identifying a first logic value stored in a first register;
6 branching to a first predefined location within programming code in
7 response to the first logic value;
8 utilizing the first register as a scratch register during execution of the
9 programming code;
10 restoring the first logic value back to the first register in response to
11 the first predefined location.

1 19. The article of manufacture of claim 18, further including computer
2 readable program code for:
3 identifying a second logic value stored in a second register;
4 branching to a second predefined location within the programming
5 code in response to the second logic value;
6 utilizing the second register as scratch register during execution of the
7 programming code; and
8 restoring the second logic value back to the second register in
9 response to the second predefined location.

1 20. The article of manufacture of claim 18, wherein the branching to a
2 first predefined location further including computer readable program code
3 for identifying the first predefined location from a plurality of predefined
4 locations in the programming code.

1 21. The article of manufacture of claim 18, further including computer
2 readable program code for executing the programming code in a processor
3 firmware layer.

1 22. A computer system comprising:
2 means for identifying a first logic value stored in a first register;
3 means for branching to a first predefined location within a
4 programming code based upon the first logic value;
5 means for utilizing the first register as a scratch register during
6 execution of the programming code;
7 means for restoring the first logic value back to the first register in
8 response to the first predefined location.

1 23. The computer system of claim 22, further comprising means for
2 detecting an occurrence of an interrupt during execution.

1 24. The computer system of claim 22, further comprising:
2 means for identifying a second logic value stored in a second register;
3 means for branching to a second predefined location within the
4 programming code in response to the second logic value;
5 means for utilizing the second register as scratch register during
6 execution of the programming code;
7 means for restoring the second logic value back to the second register
8 in response to the second predefined location.

1 25. The computer system of claim 22, wherein the branching to a first
2 predefined location further including means for identifying the first
3 predefined location from a plurality of predefined locations in the
4 programming code.

1 26. The computer system of claim 22, further comprising means for
2 executing the programming code in a processor firmware layer.

1 27. The computer system of claim 22, further comprising means for
2 storing the programming code in a non-volatile memory.

1 28. The computer system of claim 22, further comprising means for
2 utilizing the first register as an index register during execution of the
3 programming code.

ABSTRACT OF THE DISCLOSURE

A method and an apparatus for restoring logic states using programming code are disclosed. In one embodiment, the process of a data processing system identifies a first logic value stored in a first register and
5 branches to a first location within the programming code based upon the first logic value. The first register can be used as a scratch register for the subsequent instruction execution. After completion of the execution, the first logic value is restored in the first register in response to the first location.

100




FIG. 1

200





FIG. 2

**FIG. 4**

500




FIG. 5




FIG. 6







FIG. 7

**FIG. 8**

**FIG. 9**

1000



(PRx) mov MSR[index] = GRx
1010

FIG. 10





FIG. 11

United States Patent & Trademark Office
Office of Initial Patent Examination -- Scanning Division



Application deficiencies were found during scanning:

☒ Page(s) _____ of Oath or Declaration were not present
for scanning. (Document title)

☐ Page(s) _____ of _____ were not present
for scanning. (Document title)

☐ Scanned copy is best available.